| Information | |
|---|---|
| has gloss | eng: In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM. |
| lexicalization | eng: Sum addressed decoder |
| instance of | c/Digital circuits |
Lexvo © 2008-2025 Gerard de Melo. Contact Legal Information / Imprint