e/MIPS architecture

New Query

Information
has glosseng: MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems (now MIPS Technologies). The early MIPS architectures were 32-bit, and later versions were 64-bit. Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64. The current revisions are MIPS32 (for 32-bit implementations) and MIPS64 (for 64-bit implementations). MIPS32 and MIPS64 define a control register set as well as the instruction set.
lexicalizationeng: MIPS architecture
lexicalizationeng: MIPS microprocessors
subclass of(noun) integrated circuit semiconductor chip that performs the bulk of the processing and controls the parts of a system; "a microprocessor functions as the central processing unit of a microcomputer"; "a disk drive contains a microprocessor to handle the internal functions of the drive"
microprocessor
Meaning
Czech
has glossces: MIPS je zkratka z anglického Microprocessor without Interlocked Pipeline Stages, česky volně přeloženo jako procesor bez automaticky organizované pipeline. Jedná se o architekturu procesorů, jejíž počátky pocházejí ze Stanfordské university.
lexicalizationces: Architektura MIPS
Chuvash
lexicalizationchv: MIPS
German
has glossdeu: Die MIPS-Architektur (; auf Deutsch etwa „Mikroprozessor ohne Pipeline-Sperren“) ist eine RISC-Prozessorarchitektur, die ab 1981 von John Hennessy und seinen Mitarbeitern an der Stanford-Universität entwickelt wurde. Die Weiterentwicklung erfolgt ab 1984 bei der neugegründeten Firma MIPS Computer Systems Inc., heute MIPS Technologies.
lexicalizationdeu: MIPS-Architektur
Finnish
has glossfin: MIPS (Microprocessor without Interlocked Pipeline Stages) on RISC-suoritinarkkitehtuuri, jonka kehitti MIPS Computer Systems Inc. (myöhemmin MIPS Technologies). Ensimmäinen MIPS-suoritin, R2000, julkistettiin vuonna 1985, mikä tekee MIPSistä yhden pitkäikäisimmistä RISC-arkkitehtuureista.
lexicalizationfin: MIPS-arkkitehtuuri
French
has glossfra: Larchitecture MIPS (de langlais : microprocessor without interlocked pipeline stages) est une architecture de processeur de type Reduced instruction set computer (RISC) développée par la société MIPS Technologies (alors appelée MIPS Computer Systems), basée à Mountain View en Californie.
lexicalizationfra: architecture MIPS
Italian
has glossita: MIPS è l'acronimo di Microprocessor without Interlocked Pipeline Stages, è un processore di architettura RISC sviluppato da MIPS Computer Systems Inc. (in seguito nota come MIPS Technologies, Inc).
lexicalizationita: architettura MIPS
Japanese
has glossjpn: MIPSアーキテクチャはミップス・コンピュータシステムズおよびミップス・テクノロジーズが開発したRISCマイクロプロセッサのアーキテクチャである。
lexicalizationjpn: MIPSアーキテクチャ
Korean
has glosskor: MIPS(Microprocessor without Interlocked Pipeline Stages)는 밉스 테크놀로지에서 개발한 RISC 마이크로프로세서이다.
lexicalizationkor: MIPS 아키텍처
Latvian
has glosslav: MIPS (angļu: Microprocessor without Interlocked Pipeline Stages) ir MIPS Technologies izstrādāta RISC mikroprocesoru arhitektūra. 1990-to gadu beigās no visiem pasaulē saražotajiem RISC mikroprocesoriem 30% bija balstīti uz MIPS izstrādēm.
lexicalizationlav: MIPS arhitektūra
Dutch
has glossnld: MIPS (afkorting voor Microprocessor without Interlocked Pipeline Stages) is een processor ontworpen door John L. Hennessy. MIPS baseert zich op de RISC-processorarchitectuur.
lexicalizationnld: MIPS
Norwegian
has glossnor: MIPS (opprinnelig en forkortelse for Microprocessor without Interlocked Pipeline Stages) er en familie med RISC mikroprosessorer som blir utviklet av MIPS Technologies (tidligere MIPS Computer Systems).
lexicalizationnor: MIPS
Polish
has glosspol: MIPS (Microprocessor without Interlocked Piped Stages) jest to architektura komputerowa (w szczególności procesor typu RISC) rozwijana przez firmę MIPS Technologies. Istnieje zarówno w wersji 32- jak i 64-bitowej.
lexicalizationpol: Architektura MIPS
Portuguese
has glosspor: MIPS, acrônimo para Microprocessor without interlocked pipeline stages (Microprocessador sem estágios interligados de pipeline - não confundir com o outro significado de "MIPS"), é uma arquitetura de microprocessadores RISC desenvolvido pela MIPS Computer Systems.
lexicalizationpor: arquitetura MIPS
Russian
has glossrus: MIPS ( — «микропроцессор без блокировок в конвейере ») — семейство RISC-микропроцессоров, разработаное компанией MIPS Technologies. Архитектура MIPS использовалась в старых компьютерах SGI, а также во встроенных системах и в игровых консолях Nintendo 64, Sony PlayStation, Sony PlayStation 2 и Sony PSP.
lexicalizationrus: MIPS
Castilian
has glossspa: Con el nombre de MIPS (siglas de Microprocessor without Interlocked Pipeline Stages) se conoce a toda una familia de microprocesadores de arquitectura RISC desarrollados por MIPS Technologies.
lexicalizationspa: MIPS
Swedish
has glossswe: MIPS, Microprocessor without Interlocked Pipeline Stages, är en processorarkitektur som utvecklades utgående från ett projekt vid Stanford University vid MIPS Computer Systems, senare sålt till Silicon Graphics och omdöpt till MIPS Technologies.
lexicalizationswe: MIPS
Turkish
has glosstur: MIPS, Microprocessor without Interlocked Pipeline Stages, MIPS teknolojileri adlı firma tarafından 1985 yılında geliştirilmiş indirgenmiş komut kümesi türü bir mikroişlemci mimarisidir.
lexicalizationtur: MIPS mimarisi
Media
media:imgCXD8606BQ 02.JPG
media:imgIDT Orion 4700 chip.jpg
media:imgIDT R4700 diephoto2.jpg
media:imgIngenic JZ4730.JPG
media:imgKL IDT R4700 MIPS Microprocessor.jpg
media:imgKL Orion R4600.jpg
media:imgMIPS Architecture (Pipelined).svg
media:imgPipeline MIPS.png
media:imgQED RM7000 diephoto.jpg
media:imgR 10000.png
media:imgToshiba TC86R4400MC-200 9636YJA top.jpg

Query

Word: (case sensitive)
Language: (ISO 639-3 code, e.g. "eng" for English)


Lexvo © 2008-2025 Gerard de Melo.   Contact   Legal Information / Imprint