| Information | |
|---|---|
| has gloss | eng: Esterel Studio is a design environment based on the Esterel language. It is optimized for hardware IPs (such as DMAs, protocols, cache controllers, I/O subsystems, etc.) dedicated at capturing formal design specifications, enabling formal verification of properties early in the design phase, and automating the production of synthesizable RTL (VHDL and Verilog), both for prototyping and production purposes. |
| lexicalization | eng: Esterel Studio |
| instance of | e/Hardware description language |
Lexvo © 2008-2026 Gerard de Melo. Contact Legal Information / Imprint